Abstract-An improved BSIM4 large-signal model for 0.13-µm gate-length high linearity CMOS RF transistors is presented in this paper. The field-plate technology functions the improvements in linearity and 1/f noise of 0.13-µm CMOS devices was in our past investigation. To accurately accomplish the CMOS field-plate device model, an improved BSIM4 model with RLC networks representing the parasitic effects of transmission line and lossy substrate has been adopted for microwave applications up to 40 GHz. Good agreement has been realized between the measured and modeled results in terms of device's DC curves, S-parameters,
In the recent decade, CMOS devices have been extensively employed in microwave applications because of their low cost and the ability to integrate with digital circuits. High linearity and high power microwave transistors are very important for increasing the dynamic range, and also satisfying the requirements for new-generation communication systems. To improve device's linearity and power performance, a field-plate technology in microwave devices is used to cover the edge of the gate on the drain side to reduce the intensity of electric field [1] [2] [3] . According to our experimental results [4] , we demonstrated the field-plate technology into the 0.13-µm standard CMOS device and compared DC, RF, noise and power with a conventional one. It indicates that the CMOS field-plate devices exhibit better linearity and 1/f noise for microwave circuit designs such as switch, mixer, low noise amplifiers (LNAs), and voltage-controlled oscillators (VCOs).
In the other hand, in order to improve the accuracy of microwave circuit design, an accurate active device model plays an important role for the circuit designers. The BSIM3v3 model can predict the characteristics precisely of deep sub-micron MOSFETs at operation frequencies below one GHz, for digital and analog circuit designs. However it cannot completely describe their behaviors at operation frequencies higher than several GHz, particularly the non-linear behaviors and parasitic effects [5] . To develop a complete MOSFET RF large-signal model for microwave circuit simulation, an extended impedance network representing the lossy substrate induced parasitic effects is added into the standard BSIM4 models. This proposed compact large-signal model can be used for the CMOS field-plate devices under operation frequencies up to 40 GHz with different bias conditions. And this work is the first to demonstrate the field-plate device model in CMOS technology for microwave circuit designs.
DEVICE ARCHITECTURE AND CHARACTERIZATION
The basic principle of field-plate is to provide a conducting plane near the junctions and at other locations where high electric fields are existed [2] . The conducting plane smoothes high electric fields, and reduces the high electric-field peaks that result in electric breakdown. Field-plates sufficiently reduce the electric field at the gate edge, enabling high voltages to be applied. However, owing to the scaling down of CMOS technologies, which substantially enables the field-plate to change the intensity of electric field because of the thin dielectric layer between metal-1 and S/D region. We incorporated field-plate technology into the 0.13-µm standard CMOS device, and compared the DC, RF, noise and power with those of the two NMOS devices with and without field-plate metals (NMOS-FP and NMOS-ST). Figure 1 depicts the device cross-section view. In the 0.13-µm standard process, a 2600-Å-thick metal-1 was deposited on the dielectric layer to form the field-plate metal, and the 0.2-µm-long field-plate metal was offset by 0.07-µm from the drain terminal to suppress the electric field at the gate edge under pinch-off conditions. The suppression of the electric field by the field-plate in 0.13-µm CMOS devices is associated with interesting phenomena. The field-plate induces depletion region under the drain side because of the suppression of the electric field. The carriers can be kept far from the surface traps, affecting the reduction of the effective drain-to-source current density near the surface. Simultaneously, it achieves the linearity of the device at high input power swing. The reduction of the drain-induced barrier lowering (DIBL) due to the lower electric field, enhancing the leakage current from the surface of the device, is an important issue in reducing the total DC power. Because the leakage current was suppressed by the field-plate, the extra leakage current induced power consumption and surface traps related harmonic phenomenon can both be enhanced. The measurement results of our previous paper [4] demonstrate that the power ratio between fundamental and IM3 products of NMOS-FP devices is better than that of conventional NMOS-ST devices, being −20.9 dBc for NMOS-ST and −23.7 dBc for NMOS-FP at an input power of −10 dBm, and their output powers of IM3 are −32.4 dBm and −41.8 dBm, respectively. Furthermore, the input third-order intercept points (IIP 3 ) of both NMOS-ST and NMOS-FP are 2 dBm and 6 dBm, respectively. The experimental results indicate that field-plate technology improves the linearity of the device, by reducing the opportunities for carriers to be combined with the surface traps. As to the 1/f noise measurements, the NMOS-FP achieved about one-order lower noise power spectra than NMOS-ST because of the field-plate induced depletion region suppressed the carriers to deeper channel for avoiding the surface traps. As to the high-frequency noise figure measurements for both devices, based on the preliminary measurements, the N F min are almost identical for both devices. Therefore, using the field-plate technology in CMOS devices enhances the low-frequency noise but not scarifies the high-frequency noise figure. More detailed measure-ment results and discussions are listed in the [4] .
IMPROVED BSIM4 MODEL
The field-plate technology in CMOS devices achieve high linearity and lower 1/f noise, are well adopted for microwave circuit designs. Especially for switch, mixer, and LNA due to its high linearity, and also suitable for VCO designs owing to the improvement in 1/f noise, respectively. To accurately deliver a CMOS field-plate device model therefore becomes an important topic for circuit simulation. The BSIM3v3 model is a standard compact model widely used in deep submicron MOSFETs for general circuit designs below one GHz regime. However, recent works have demonstrated that it is capable up to several GHz by adding some parasitic networks representing the lossy substrate at higher frequencies [5, 6] . But according to the combined effects of evershorted channel devices and operation frequencies upper than several tens GHz, further highlights the shortcomings of BSIM3v3 model for microwave applications. However, the BSIM4 model achieves better predictions for the short-channel effects under high supplied voltages, which are related to the output power at microwave frequencies, and also have better descriptions for some RF behaviors by high-frequency correlation parameters. In response to this situation, we propose to adopt the BSIM4 model as the intrinsic core for DC I-V characteristics prediction and add some RLC networks incorporating the transmission line and the parasitic effects for the lossy substrate, to accurately accomplish a CMOS field-plate device model. The proposed equivalent circuit model of our device is shown in Figure 2 . The full circuit contains the intrinsic core M 1 , as represented the original BSIM4 model, and the RLC networks at each terminal are the extrinsic parts to represent the high-frequency parasitic effects associated with the practical process and layout. All parameters of BSIM4 model and added passive networks are extracted by fitting the device's I-V and S-parameters measured characteristics under different bias conditions. The modified capacitance C gs m and C ds m represent the field-plate induced parasitic capacitance between field-plate metal and gate/drain terminals, which are associated with the device's f T and f MAX , and the modified R ds m represents the increased channel resistance owing to the reduction in the DIBL, respectively. The RLC networks incorporating C p , C si , R si and L si connected from gate/drain to ground are used to simulate the lossy substrate. The parasitic effects at the source terminal are negligible, since the source terminal is directly connected to the bulk, which is grounded during the measurement. The parameters of C si , R si and L si are three key parameters to capture the lossy substrate feature up to 40 GHz. The C si is the primary component for the phase deviation and nonlinear response in lower frequencies, and L si reveals increasing these effects at higher frequencies, respectively. The gate resistance R g represents the distributed gate resistances, and other resistances R d and R s , represent the contact resistance from source and drain terminals, which are related to the diffusion area. Three parameters of L g , L d and L s are the series parasitic inductance in each terminal for metal connections, which are the most important parameters for fitting the S-parameters at high frequencies. 
RESULTS AND DISCUSSION
The field-plate devices fabricated by TSMC's (Taiwan Semiconductor Manufacture Company) 0.13-µm CMOS 1P8M standard process were measured and modeled for DC I-V, S-parameters, low-frequency noise and load-pull power characteristics. The intrinsic core of BSIM4 model was transferred and modified through the BSIM3 model provided by the foundry. And the extrinsic parameters of lossy substrate and transmission line were extracted by the extraction methods [5, 6] , and optimization was done by using ADS simulator to achieve the best fitting results on the S and Y -parameters for each components. by the proposed model. If the additional RLC networks are not included in this model, the accuracy of the S-parameter is limited to several GHz. Figure 5 shows the 1/f noise characteristics under V ds of 1 V with biased current of 10 mA. These well-predicted results by modified BSIM4 model are very important for the VCO designs, owing to the field-plate substantially improving the 1/f noise, which also enhancing the phase noise in the VCO designs. In addition to the device's DC I-V, S-parameters, and low-frequency noise verification, we also conducted the evaluation of large-signal performance. Figure 6 shows the measured and modeled results of load-pull measurements at 5.8 GHz under V ds of 1 V with biased current of 50 mA. The modeled characteristics agree well with the measured data, where the maximum output power of 10 dBm with a linear gain of 12 dB, and the 1 dB compression point of 0 dBm. The results presented in these figures demonstrate a reasonable good agreement between the predictions of our improved BSIM4 model and the measurement of the experimental characterization.
CONCLUSIONS
According to the obvious short-channel effects in advanced CMOS technology and much higher operation frequencies in modern radio applications, the BSIM4 model is more suitable for circuit simulations, which has better predictions than BSIM3 model. The 0.13-µm CMOS field-plate devices we have demonstrated in our previous paper achieve the improvements in performance of linearity and 1/f noise. To well employ these devices into the microwave circuit design, we have successfully adopted the improved BSIM4 model with RLC networks to verify the DC I-V, RF, noise, and power characteristics. Excellent agreement has been found between measured and modeled results. This accurate model is useful for operation frequencies below 40 GHz to improve the circuit simulation accuracy for microwave applications.
